



AEGIS

Enabling Grids for E-sciencE

# CPU Architectures & Compilers

Branimir Ackovic acko@scl.rs

Scientific Computing Laboratory Institute of Physics Belgrade, Serbia















www.eu-egee.org



- CPU Architectures showcase
  - Intel Xeon (x86)
  - POWER6 (PPC)
  - Cell BE (PPC + SPU)
- Programming examples
- GNU, XLC and ICC compilers
- Results of practical application



- Developed by Intel
- Streaming Single Instruction Multiple Data (SIMD) Extensions SSE2, SSE3, SSE4.1
- Support Intel® 64 Architecture and Intel VT
- Up to four cores (8 cores soon)
- Multithreading announced for Nehalem
- SGI PLEIADES #4 TOP500.org
- Juropa #10 TOP500.org
- Various servers and desktops



- Developed by IBM
- AltiVec unit
- Dual-core processor
- Two-way simultaneous multithreading (SMT)
- Up to 4.7Ghz
- Implements ViVA-2, Virtual Vector Architecture
- IBM JS12 (two 3.8 GHz POWER6 cores) and JS22 (four 4.0 GHz cores) blade servers
- POWER6 systems: 520, 550, 560, 570, 595 and water-cooled Power 575 (2U nodes with 32 POWER6 cores at 4.7 GHz with up to 256




- Developed by Sony Computer Entertainment,
   Toshiba, and IBM Cell BE (Broadband Engine)
- Heterogeneous architecture
- Original and improved version PowerXCell 8i
- Sony's PlayStation 3 game console
- IBM Roadrunner first supercomputer to run at petaFLOPS (#1 at TOP500.org)
- IBM QS21 and QS22 blade servers
- Toshiba's HDTVs using Cell
- PCI Express Board
- ~100 GFlops



#### Architectural overview

- 1 PPU
- 8 SPUs







- PPU (Power Processor Element)
  - General-purpose, dual-threaded, 64-bit RISC processor
  - Fully compliant with the 64-bit PowerPC Architecture, with the Vector/SIMD Multimedia Extension
  - Intended primarily for
    - Control processing
    - Running operating systems
    - Managing system resources
    - Managing SPE threads
    - Operating at 3.2 GHz





- **SPU (Synergetic Processor Element)** 
  - Single-instruction, multiple-data (SIMD) processor elements that are meant to be used for data-rich operations allocated to them by the PPE
  - Not optimized for running operating system
  - SPE contains a RISC core, 256 KB software-controlled locale storage (LS) for instructions and data, 128-bit, 128-entry unified register file, MFC
  - DMA exclusively memory transfers to main memory and the local storage of other SPE's
  - Synergistic Processor Unit Instruction Set Architecture
  - No cache!





- Separate code for PPU and for SPEs
- Separate compilers
- Simple example
- PPU code

```
#include<stdio.h>

#include<libspe2.h>

#include<pthread.h>

void *ppu_pthread_function(void *arg) {

spe_context_ptr_t context = *(spe_context_ptr_t return 0;

*) arg;

unsigned int entry = SPE_DEFAULT_ENTRY;

Spu code

spe_context_run(context,&entry,0,NULL,NULL, #include<stdio.h>
NULL);

pthread_exit(NULL); }

spintf ("Hello world the printf of the
```

```
extern spe_program_handle_t hello_spu;
int main(void) {
 spe_context_ptr_t context;
 pthread_t pthread;
 context = spe_context_create(0,NULL);
 spe_program_load(context,&hello_spu);
    pthread create(&pthread,NULL,&ppu pthrea
   d_function,&context);
 pthread_join(pthread, NULL);
 spe_context_destroy(context);
 printf ("Hello world! PPU\n");
return 0:
Spu code
int main(unsigned long long speid) {
 printf ("Hello world ! SPU\n");
 return 0:
```

- GCC (GNU Compiler Collection)
  - Open source solution
  - Supports numerous architectures
  - Supports various operating systems
  - OpenMP support (since version 4.2)
  - Good user support through Community
- ICC Intel® C++ Compiler Professional Edition
  - Advanced optimization, multithreading, and processor support
  - Automatic processor dispatch, vectorization, and loop unrolling, OpenMP support
  - Commercial



- IBM XL C/C++ Compiler (Standard and for Multicore Acceleration)
  - Solution for POWER platform
  - Cross-compiler possibility
  - AltiVec API support
  - Provides automated SIMD capabilities
  - OpenMP support
  - ppuxlc or ppuxlc++ and SPU-specific commands spuxlc, spuxlC, spuxlc++ for Multicore version
  - Commercial





### Real application usage(1/3)

Enabling Grids for E-sciencE

- Path integral Monte Carlo SPEEDUP code (SCL)
- 5120000 MC iterations
- Intel Xeon 5405 2.0 GHz, FSB of 1333MHZ, L2 cache of 12MB
- POWER6 4.0 GHz, 64 KB I-cache, 32 KB D-cache L1 per core, 4 MB L2 cache per core, L3 cache 32 MB
- Cell 3.2 GHz, 32/32 KB L1 (i/d) and 512 KB L2 cache

Compiler Platform	GCC	ICC	XLC
Intel	13760±50s	1630±30s	12
POWER6	17000±10s	-	1900±10s
Cell	49410±50s	(E.)	14020±20s






# Real application usage(2/3)

**Enabling Grids for E-sciencE** 

- MPI version of SPEEDUP code
- ICC and GCC








# Real application usage(3/3)

**Enabling Grids for E-sciencE** 

- Cell version of SPEEDUP code
- XLC compiler used





- GPGPU Programming
  - Close to Metal, (Stream), AMD/ATI
  - CUDA (Compute Unified Device Architecture), Nvidia's GPGPU technology
  - DirectCompute Microsoft's GPU
     Computing API Initially released with the DirectX 11 API
- Intel Larrabee
- OpenCL (Open Computing Language)
- ...?



- POWER http://www-03.ibm.com/technology/power/
- XLC <a href="http://www-01.ibm.com/software/awdtools/xlcp">http://www-01.ibm.com/software/awdtools/xlcp</a>
- GCC http://gcc.gnu.org/
- ICC http://software.intel.com/en-us/articles/non-com/en
- Cell Sym http://www.alphaworks.ibm.com/tech/cellsyste

